'Except for pulse detector circuitry biasing necessary for quick recovery from power down mode. "Control register buffers powered down. Data in register will not be affected but new data cannot be loaded into register when IDLEiSERVO is high.
A single capacitor on the CCFL Vc pin provides both stable loop compensation and an averaging function to the half- wave-rectified sinusoidal lamp current. Therefore, input prog ramming current relates to one-half of average lamp current. This scheme reduces the number of loop com- pensation components and permits faster loop transient response in comparison to previously published circuits. If a floating lamp configuration is used, ground the Dl0 pin.
When an external data recovery process is used with AGC, BBOUT must be coupled to the external data recovery process and CMPIN by separate series coupling capacitors. The AGC reset function is driven by the signal applied to CMPIN.